15-17 September 2021
Europe/Warsaw timezone

SSA-based Register Allocation for GPU Architectures

15 Sep 2021, 16:35
45m
Talk (full slot) (CLOSED) Main Track

Speakers

Connor Abbott (Valve) Daniel Schürmann (Valve)

Description

SSA-based register allocation is a new strategy for register allocation which decouples register allocation from spilling and guarantees predictable register usage. It holds special promise for GPUs due to common architectural features like dynamic register sharing, but there are also challenges in real-world implementations. After first being used in Mesa by the ACO compiler backend for AMD GPUs, it is now also in use by the Freedreno driver for Qualcomm Adreno GPUs. In this talk we will explain the basic concepts, considerations for real-world implementations, and implementation choices made in freedreno and ACO.

Code of Conduct Yes

Primary authors

Presentation Materials

2022 Platinum Sponsor
CodeWeavers

2022 Gold Sponsors
Arm

NVIDIA

AMD

Google

Microsoft

2022 Silver Sponsors
Collabora

Igalia

FEX-Emu

The Linux Foundation

2022 Bronze Sponsors
Khronos

2022 Supporters