# Rusticl Status update 2023

Karol Herbst

October 18, 2023

# Supported drivers

Last year:

- Iris
- Ilvmpipe
- nouveau
- panfrost

New:

- radeonsi
- <del>r600</del>
- asahi
- zink

in Progress:

- v3d
- etnaviv

#### New features and extensions

- \_\_opencl\_c\_subgroups
- cl\_khr\_create\_command\_queue
- cl khr device uuid
- cl\_khr\_expect\_assume
- cl\_khr\_extended\_versioning
- cl\_khr\_image2d\_from\_buffer
- cl\_khr\_integer\_dot\_product
- cl khr pci bus info
- cl\_khr\_spirv\_no\_integer\_wrap\_decoration
- cl\_arm\_shared\_virtual\_memory
- Proper profiling support

## Other Changes

- Ilvmpipe supports function calls
  - All luxmark benchmarks finally run!
- PIPE\_CONTEXT\_COMPUTE\_ONLY now used
  - Allows drivers to disable unneeded 3D functionality
  - Allows to use compute queues for long running jobs

## Problems which needs solving

- Long running compute jobs
- Memory mapping API implementation is still bad

## Work in progress

- \_\_\_opencl\_c\_program\_scope\_global\_variables
- cl\_khr\_gl\_sharing
- cl\_ \* \_device\_attribute\_query
- Non uniform workgroups
  - Needs sytem values for enqueued and current block.
  - Asahi has all the system values I need. Great for prototyping.
- Shared Virtual Memory support for Iris

### How to implement SVM in Gallium?

- Cutting out driver private allocations blows up VM usage
- Driver could return start address of heap instead?
- cISVMAlloc uses mmap to allocate from start of driver heap
  - Frontend should request heap allocation at the same address
  - Then frontend needs to keep memory in sync, a.k.a. "memory migration"
  - Frontend makes sure it's all page aligned
- With explicit memory placement (*cl\_intel\_unified\_shared\_memory*):
  - Use resource\_from\_user\_memory if memory should remain on Host
  - Driver maps resource at same host VM address if memory should remain on GPU

#### Planned work

- cl khr semaphore
- cl\_khr\_external\_semaphore
- cl\_khr\_external\_memory
- Conformance with radeonsi (2 bugs)
- Conformance with Zink (around 5 bugs)
- Features DPCPP (SyCL) and chipStar (HIP) need
- Support buffers bigger than 2GB
- Function call support for radeonsi
- Easier system value lowering in gallium
- CI on GPUs
- Performance optimizations

# Enabling devices by default

- Function calls Supported
- Passing the CTS
- Long running compute jobs supported
- Prefer Native driver over Zink (via device\_uuid)

### Thanks

- Antino for gl sharing work
- Nora for working on random CL extensions
- And everybody else filing bugs or submitting MRs

• Any questions?

### Contact

- Fedi: @karolherbst@chaos.social
- IRC: karolherbst@oftc.net
- Discord: karolherbst