"I'm not an AMD expert, but..."

Melissa Wen @ Igalia

XDC - Oct 2022



https://www.techsupportforum.com > ... > Overclocking

[SOLVED] Overclocking the AMD athlon II X4 640 | Tech Support ...

I'm not an AMD expert, but your CPU and GPU temps look good under idle the main thing is what are they like at 100% load by running Prime95 or OCCT and posting ...

https://steamcommunity.com > app > discussions

Fatle error crash help Please :: ARK - Steam Community

Jan 16, 2018 — You appear to be missing a graphics card and your CPU is below minimum recommended (I'm not an AMD expert but basing this on comparison ...

https://ubuntuforums.org > showthread :

Ubuntu Forums

I'm not an AMD expert, but radeon looks like the better choice to me. Plus it should of been the default driver. So to switch back to it, run this command:.

https://forum.manjaro.org > ... > Graphics & Display

Brightness on AMD Ryzen 7 4800H - Manjaro Linux Forum

Feb 4, 2021 — I'm not an AMD expert, but saw that you also have the: pac: GeForce RTX 2060. Is this card available for display purposes or do you need it ...

https://www.overclock.net > ... > AMD > AMD CPUs

Need Help Demystifying Ryzen 3000 | Overclock.net

I'm not an AMD expert but at the same time I'm not seeing any evidence of instability nor am I seeing anything to suggest the Ultra's VRM's are being ...

https://answers.ea.com > Image-isnt-fluid > td-p :

Image isnt fluid. - Answers HQ


Have you already tried to set your Steaming textures to medium? insane is a bit too heavy of a load for a rx 5700xt. I'm not an AMD expert but sometimes it ...



Trend topics not covered by this talk:

- Criticize code statistics
- Complain about the shared code approach of the display driver
- Put a curse on AMD





Play the game you already know...

- KMS tests of the IGT testing tools
 and have fun fixing bugs
 - DRM alpha blend mode

Follow traditional breadcrumbs

- documentation
- mailing list
- git history
- checking drivers from other vendors
- own experience





Search docs

The Linux kernel user's and administrator's guide

Kernel Build System

The Linux kernel firmware guide

Open Firmware and Devicetree

The Linux kernel user-space API guide

Working with the kernel development community

Development tools for the kernel

How to write kernel documentation

Kernel Hacking Guides

Linux Tracing Technologies

Kernel Maintainer Handbook

fault-injection

Kernel Livepatching

The Linux driver implementer's API guide

Core API Documentation

locking

Accounting

Block

cdrom

Linux CPUFreq - CPU frequency and oltage scaling code in the Linux(TM)

Buffer

🐐 » Linux GPU Driver Developer's Guide » GPU Driver Documentation » drm/amdgpu AMDgpu driver » drm/amd/display - Display Core (DC)

drm/amd/display - Display Core (DC)

AMD display engine is partially shared with other operating systems; for this reason, our Display Core Driver is divided into two pieces:

- 1. Display Core (DC) contains the OS-agnostic components. Things like hardware programming and resource management are handled here.
- 2. Display Manager (DM) contains the OS-dependent components. Hooks to the amdgpu base driver and DRM are implemented here.

The display pipe is responsible for "scanning out" a rendered frame from the GPU memory (also called VRAM, FrameBuffer, etc.) to a display. In other words, it would:

- 1. Read frame information from memory;
- 2. Perform required transformation;
- 3. Send pixel data to sink devices.

If you want to learn more about our driver details, take a look at the below table of content:

- AMDgpu Display Manager
 - Lifecycle
 - Interrupts
 - · Atomic Implementation
- · Display Core Debug tools
 - · DC Visual Confirmation
 - Multiple Planes Debug
 - Pipe Split Debug
 - DTN Debug
- Display Core Next (DCN)
 - · Front End and Back End
 - o Data Flow


DC Glossary

· Global Sync

I'm not an AMD expert, but.. Melissa Wen, XDC 2022

Display Core Next (DCN)

To equip our readers with the basic knowledge of how AMD Display Core Next (DCN) works, we need to start with an overview of the hardware pipeline. Below you can see a picture that provides a DCN overview, keep in mind that this is a generic diagram, and we have variations per ASIC.



Based on this diagram, we can pass through each block and briefly describe them:

The Linux kernel user's and administrator's guide

Kernel Build System

The Linux kernel firmware guide

Open Firmware and Devicetree

The Linux kernel user-space API guide

Working with the kernel development community

Development tools for the kernel

How to write kernel documentation

Kernel Hacking Guides

Linux Tracing Technologies

Kernel Maintainer Handbook

fault-injection

Kernel Livepatching

The Linux driver implementer's API guide

Core API Documentation

locking

Accounting

Block

cdrom

Linux CPUFreq - CPU frequency and lottage scaling code in the Linux(TM)

Buffer

ce Devices (HID)

🤻 » Linux GPU Driver Developer's Guide » GPU Driver Documentation » drm/amdgpu AMDgpu driver » drm/amd/display - Display Core (DC)

drm/amd/display - Display Core (DC)

AMD display engine is partially shared with other operating systems; for this reason, our Display Core Driver is divided into two pieces:

- 1. Display Core (DC) contains the OS-agnostic components. Things like hardware programming and resource management are handled here.
- 2. Display Manager (DM) contains the OS-dependent components. Hooks to the amdgpu base driver and DRM are implemented here.

The display pipe is responsible for "scanning out" a rendered frame from the GPU memory (also called VRAM, FrameBuffer, etc.) to a display. In other words, it would:

- 1. Read frame information from memory;
- 2. Perform required transformation;
- 3. Send pixel data to sink devices.

If you want to learn more about our driver details, take a look at the below table of content:

- AMDgpu Display Manager
 - Lifecycle
 - Interrupts
 - · Atomic Implementation
- · Display Core Debug tools
 - o DC Visual Confirmation
 - Multiple Planes Debug
 - Pipe Split Debug
 - o DTN Debug
- Display Core Next (DCN)
 - Front End and Back End
 - Data Flow
 - Global Sync

DC Glossary



6.0.0

Search docs

The Linux kernel user's and administrator's guide

Kernel Build System

The Linux kernel firmware guide

Open Firmware and Devicetree

The Linux kernel user-space API guide

Working with the kernel development community

Development tools for the kernel

How to write kernel documentation

Kernel Hacking Guides

Linux Tracing Technologies

Kernel Maintainer Handbook

fault-injection

Kernel Livepatching

The Linux driver implementer's API guide

Core API Documentation

locking

Accounting

Block

cdrom

Linux CPUFreq - CPU frequency and lotage scaling code in the Linux(TM)

Buffer

ace Devices (HID)

🌋 » Linux GPU Driver Developer's Guide » GPU Driver Documentation » drm/amdgpu AMDgpu driver » drm/amd/display - Display Core (DC)

drm/amd/display - Display Core (DC)

AMD display engine is partially shared with other operating systems; for this reason, our Display Core Driver is divided into two pieces:

- 1. Display Core (DC) contains the OS-agnostic components. Things like hardware programming and resource management are handled here.
- 2. Display Manager (DM) contains the OS-dependent components. Hooks to the amdgpu base driver and DRM are implemented here.

The display pipe is responsible for "scanning out" a rendered frame from the GPU memory (also called VRAM, FrameBuffer, etc.) to a display. In other words, it would:

- 1. Read frame information from memory;
- 2. Perform required transformation;
- 3. Send pixel data to sink devices.

If you want to learn more about our driver details, take a look at the below table of content:

- AMDgpu Display Manager
 - Lifecycle
 - Interrupts
 - · Atomic Implementation
- · Display Core Debug tools
 - o DC Visual Confirmation
 - Multiple Planes Debug
 - Pipe Split Debug
 - o DTN Debug
- Display Core Next (DCN)
 - o Front End and Back End
 - o Data Flow
 - · Global Sync
- DC Glossary



☆ The Linux Kernel

Search docs

The Linux kernel user's and administrator's guide

Kernel Build System

The Linux kernel firmware guide


Open Firmware and Devicetree

* Linux GPU Driver Developer's Guide * GPU Driver Documentation * drm/amdgpu AMDgpu driver * drm/amd/display - Display Core (DC)

drm/amd/display - Display Core (DC)

AMD display engine is partially shared with other operating systems; for this reason, our Display Core Driver is divided into two pieces:

- 1. Display Core (DC) contains the OS-agnostic components. Things like hardware programming and resource management are handled here.
- 2. Display Manager (DM) contains the OS-dependent components. Hooks to the amdgpu base driver and DRM are implemented here.





The Linux Kernel

Search docs

The Linux kernel user's and administrator's guide

Kernel Build System

The Linux kernel firmware guide


Open Firmware and Devicetree

🐐 » Linux GPU Driver Developer's Guide » GPU Driver Documentation » drm/amdgpu AMDgpu driver » drm/amd/display - Display Core (DC)

drm/amd/display - Display Core (DC)

AMD display engine is partially shared with other operating systems; for this reason, our Display Core Driver is divided into two pieces:

- 1. Display Core (DC) contains the OS-agnostic components. Things like hardware programming and resource management are handled here.
- 2. Display Manager (DM) contains the OS-dependent components. Hooks to the amdgpu base driver and DRM are implemented here.






Forget the Traditional Breadcrumbs

Perspective-Taking





```
blnd cfq.qlobal gain = pipe ctx->plane state->global alpha value;
         } else if (per pixel alpha) {
                 blnd cfg.alpha mode = MPCC ALPHA BLEND MODE PER PIXEL ALPHA;
         if (per pixel alpha) {
 +
                 blnd cfq.pre multiplied alpha = pipe ctx->plane state->alpha not pre multiplied ? false : true;
so, 'pre multiplied alpha' is easier to follow/handle than
 alpha not pre multiplied' here.
                 if (pipe ctx->plane state->global alpha) -
                         blnd cfg.alpha mode = MPCC ALPHA BLEND MODE PER PIXEL ALPHA COMBINED GLOBAL GAIN:
                         blnd cfg.global gain = pipe ctx->plane state->global alpha value;
                 } else
                         blnd cfg.alpha mode = MPCC ALPHA BLEND MODE PER PIXEL ALPHA;
code style: else statement needs braces to be balanced to if clause
         } else {
                 blnd cfg.pre multiplied alpha = false;
                 blnd cfg.alpha mode = MPCC ALPHA BLEND MODE GLOBAL ALPHA;
 @@ -2365,7 +2368,7 @@ void dcn20 update mpcc(struct dc *dc, struct pipe ctx *pipe ctx)
         blnd cfg.top gain = 0x1f000;
         blnd cfg.bottom inside gain = 0x1f000;
         blnd cfg.bottom outside gain = 0x1f000;
         blnd cfg.pre multiplied alpha = per pixel alpha;
 +
         if (pipe ctx->plane state->format
                         == SURFACE PIXEL FORMAT GRPH RGBE ALPHA)
                 blnd cfg.pre multiplied alpha = false;
I'm not an AMD expert, but should coverage mode also apply to dcn10 and
therefore should this change be expanded to 1.0 family too? I just
remember this recomendation from a previous related patch.
Thanks,
Melissa
 2.20.1
```

The Linux Kernel

6.0.0-rc7

Search docs

The Linux kernel user's and administrator's guide

Kernel Build System

The Linux kernel firmware guide

Open Firmware and Devicetree

The Linux kernel user-space API guide

Working with the kernel development community

Development tools for the kernel

How to write kernel documentation

Kernel Hacking Guides

Linux Tracing Technologies

Kernel Maintainer Handbook

fault-injection

Kernel Livepatching

The Linux driver implementer's API quide

Core API Documentation

lockin

Accounting

Block

Linux CPUFreq - CPU frequency and voltage scaling code in the Linux(TM)

1

plane alpha value

Therefore, the blending configuration for a single MPCC instance on the MPC tree is defined by mpcc_blnd_cfg, where pre_multiplied_alpha is the alpha pre-multiplied mode flag used to set

MPCC_ALPHA_MULTIPLIED_MODE. It controls whether alpha is multiplied (true/false), being only true for DRM pre-multiplied blend mode. mpcc_alpha_blend_mode defines the alpha blend mode regarding
pixel alpha and plane alpha values. It sets one of the three modes for MPCC_ALPHA_BLND_MODE, as described below.

enum mpcc_alpha_blend_mode

define the alpha blend mode regarding pixel alpha and plane alpha values

Constants

MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA

per pixel alpha using DPP alpha value

MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN

per pixel alpha using DPP alpha value multiplied by a global gain (plane alpha)

MPCC ALPHA BLEND MODE GLOBAL ALPHA

global alpha value, ignores pixel alpha and consider only plane alpha

DM then maps the elements of enum mpcc alpha blend mode to those in the DRM blend formula, as follows:

- MPC pixel alpha matches DRM fg.alpha as the alpha component value from the plane's pixel
- MPC global alpha matches DRM plane_alpha when the pixel alpha should be ignored and, therefore, pixel values are not pre-multiplied
- MPC global gain assumes MPC global alpha value when both DRM fg.alpha and DRM plane_alpha participate in the blend equation

In short, fg.alpha is ignored by selecting MPCC_ALPHA_BLEND_MODE_GLOBAL_ALPHA. On the other hand, (plane_alpha * fg.alpha) component becomes available by selecting MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA_COMBINED_GLOBAL_GAIN. And the MPCC_ALPHA_MULTIPLIED_MODE defines if the pixel color values are pre-multiplied by alpha or not.

Blend configuration flow

The alpha blending equation is configured from DRM to DC interface by the following path:

- When updating a drm_plane_state, DM calls fill_blending_from_plane_state() that maps drm_plane_state attributes to dc_plane_info struct to be handled in the OS-agnostic component (DC).
- On DC interface, struct mpcc_blnd_cfg programs the MPCC blend configuration considering the dc_plane_info input from DPP.



```
bool dc update planes and stream(struct dc *dc,
                                                                             * DOC: Overview
               struct dc surface update *srf updates, int surface count,
               struct dc stream state *stream,
                                                                             * DC is the OS-agnostic component of the amdgpu DC driver.
               struct dc stream update *stream update)
                                                                             * DC maintains and validates a set of structs representing the state of
       struct dc state *context;
                                                                             * driver and writes that state to AMD hardware
       enum surface update type update type;
       int i;
                                                                             * Main DC HW structs:
       /* In cases where MPO and split or ODM are used transitions can
                                                                             * struct dc - The central struct. One per driver. Created on driver lo
        * cause underflow. Apply stream configuration with minimal pipe
                                                                             * destroyed on driver unload.
        * split first to avoid unsupported transitions for active pipes.
                                                                             * struct dc context - One per driver.
       bool force minimal pipe splitting;
                                                                             * Used as a backpointer by most other structs in dc.
       bool is plane addition;
       force minimal pipe splitting = could mpcc tree change for active pipe
                                                                             * struct dc link - One per connector (the physical DP, HDMI, miniDP, or
                       dc,
                                                                             * plugpoints). Created on driver load, destroyed on driver unload.
                       stream.
                       surface count.
                                                                             * struct dc sink - One per display. Created on boot or hotplug.
                       &is plane addition);
                                                                             * Destroyed on shutdown or hotunplug. A dc link can have a local sink
                                                                             * (the display directly attached). It may also have one or more remote
       /* on plane addition, minimal state is the current one */
                                                                             * sinks (in the Multi-Stream Transport case)
       if (force minimal pipe splitting && is plane addition &&
               !commit minimal transition state(dc, dc->current state))
                                                                             * struct resource pool - One per driver. Represents the hw blocks not i
                               return false:
                                                                             * main pipeline. Not directly accessible by dm.
       if (!update planes and stream state(
                                                                             * Main dc state structs:
                       dc,
                       srf updates,
                                                                             * These structs can be created and destroyed as needed. There is a full
                       surface count,
                                                                             * these structs in dc->current_state representing the currently...
                       stream,
                       stream update.
                                                                                                                             Melissa Wen, XDC 2022
                                                                             * struct dc state - The global DC state to track global state informatio
                       &update type,
                                                                                  1 1 1 1 1 1 7
```





```
struct resource caps {
       int num timing generator;
       int num opp;
       int num_video_plane;
       int num audio;
       int num stream encoder;
       int num pll;
       int num dwb;
       int num ddc:
       int num vmid;
       int num dsc;
       unsigned int num dig link enc; // Total number of DIGs (digital encoders) in DIO (Display Input/Output).
       unsigned int num usb4 dpia; // Total number of USB4 DPIA (DisplayPort Input Adapters).
       int num hpo dp stream encoder;
       int num hpo dp link encoder;
       int num mpc 3dlut;
```

```
table->WatermarkRow[WM_DCFCLK][0].MinClock = 0;
table->WatermarkRow[WM_DCFCLK][num_valid_sets - 1].MaxMclk = 0xFFFF;
table->WatermarkRow[WM_DCFCLK][num_valid_sets - 1].MaxClock = 0xFFFF;

/* This is for writeback only, does not matter currently as no writeback support*/
table->WatermarkRow[WM_SOCCLK][0].WmSetting = WM_A;
table->WatermarkRow[WM_SOCCLK][0].MinClock = 0;
table->WatermarkRow[WM_SOCCLK][0].MaxClock = 0xFFFF;
table->WatermarkRow[WM_SOCCLK][0].MinMclk = 0;
table->WatermarkRow[WM_SOCCLK][0].MinMclk = 0xFFFF;
}
```





No internet

Try:

- · Checking the network cables, modem, and router
- · Reconnecting to Wi-Fi

ERR_INTERNET_DISCONNECTED



No internet

Try:

- · Checking the network cables, modem, and router
- · Reconnecting to Wi-Fi


ERR_INTERNET_DISCONNECTED





"I want it all"

"I want it all"



More transparency

- Merging changes to DC (the shared/OS-agnostic part)
 - Change limitations in some part of the code
 - Workarounds to attend DRM/KMS framework
 - DC implementations with no Linux support yet
 - Public CI (?)
- Upstream to DRM new features implementation
- More documentation is always welcome

Complaints? Questions?