Nouveau/NVK Update

Faith Ekstrand

XDC 2025, Vienna Austria



About Me

- Faith Ekstrand
 - @gfxstrand@treehouse.systems
- Been around freedesktop.org since 2013
 - First commit: wayland/31511d0e, Jan 11, 2013
- At Intel from June 2014 to December 2022
 - NIR, Intel (ANV) Vulkan driver, SPIR-V → NIR, ISL, other Intel bits
- At Collabora since January 2022
 - Work across the upstream Linux graphics stack, wherever needed
 - Currently the lead developer / maintainer of NVK





Okay, let's talk about Nouveau



Hardware enabling

Mostly Dave, Mohamed, Mel, and Faith

- Mostly Dave, Mohamed, Mel, and Faith
- Getting hardware was a struggle
 - GPU availability early on was really bad
 - Dave got a GPU in March, Faith didn't get one until May
 - Mel never got one and just poked at the disassembler

- Mostly Dave, Mohamed, Mel, and Faith
- Getting hardware was a struggle
- Headers took a while, too
 - To NVIDIA's credit, they did release them, just not immediately
 - The Compute QMD layout changed entirely
 - There were new bits added to the copy engine
 - 3D got split depth/stencil which meant new stencil packets

- Mostly Dave, Mohamed, Mel, and Faith
- Getting hardware was a struggle
- Headers took a while, too
- Blackwell is biggest ISA change since Turing
 - Inline cbuf fetch is gone
 - Lots more things take UGPR extra sources
 - Lots more UGPR opcodes



- Mostly Dave, Mohamed, Mel, and Faith
- Getting hardware was a struggle
- Headers took a while, too
- Blackwell is biggest ISA change since Turing
- But we got there!
 - Vulkan 1.4 conformant as of August 1



- Mostly Lorenzo and Faith
 - Faith implemented the Kepler A encoding
 - Lorenzo implemented the Kepler B encoding and everything else

- Mostly Lorenzo and Faith
- Most of the API side was already done for Maxwell

- Mostly Lorenzo and Faith
- Most of the API side was already done for Maxwell
- Kepler has 2 instruction sets
 - Kepler A is the Fermi encoding with different texture/image ops
 - Kepler B is its own encoding

- Mostly Lorenzo and Faith
- Most of the API side was already done for Maxwell
- Kepler has 2 instruction sets
- Kepler doesn't have surface ops
 - It has some magic ALU ops for clamping and doing tiling calculations
 - Load/store/atomic just takes a 40-bit address



- Mostly Lorenzo and Faith
- Most of the API side was already done for Maxwell
- Kepler has 2 instruction sets
- Kepler doesn't have surface ops
- Kepler has weird shared atomics
 - They use a split load/lock, store/unlock like Arm CPUs

- Mostly Lorenzo and Faith
- Most of the API side was already done for Maxwell
- Kepler has 2 instruction sets
- Kepler doesn't have surface ops
- Kepler has weird shared atomics
- Kepler can't do the Vulkan memory model
 - Required for Vulkan 1.3



- Mostly Lorenzo and Faith
- Most of the API side was already done for Maxwell
- Kepler has 2 instruction sets
- Kepler doesn't have surface ops
- Kepler has weird shared atomics
- Kepler can't do the Vulkan memory model
- Vulkan 1.2 conformant as of June 29









- Turing+ now uses Zink by default
 - Starting with Mesa 25.1
 - Users can still disable with NOUVEAU_USE_ZINK=0
 - Kepler through Volta will come later

- Turing+ now uses Zink by default
- Blackwell is Zink-only
 - We did not enable the Nouveau GL driver for Blackwell
 - Given the in-depth compiler changes, probably a good call

- Turing+ now uses Zink by default
- Blackwell is Zink-only
- We had to fix a lot of Zink bugs
 - Core rendering was solid, apart from a few issues we fixed early on
 - Most client apps were fine
 - Compositors, the X server, and web browsers were tricky
 - Mostly synchronization bugs
 - We still have a Firefox flicker bug



- Turing+ now uses Zink by default
- Blackwell is Zink-only
- We had to fix a lot of Zink bugs
- Mesa 25.1 wasn't totally smooth
 - There was a Kopper enabling bug with Nouveau
 - The path we use to force Zink didn't enable Kopper
 - This forced Wayland users down broken legacy paths for
 - Fixed in Mesa 25.2 and we back-ported a hack to 25.1



- Turing+ now uses Zink by default
- Blackwell is Zink-only
- We had to fix a lot of Zink bugs
- Mesa 25.1 wasn't totally smooth
- Hopefully Mesa 25.2 will be smoother

- Turing+ now uses Zink by default
- Blackwell is Zink-only
- We had to fix a lot of Zink bugs
- Mesa 25.1 wasn't totally smooth
- Hopefully Mesa 25.2 will be smoother
- There are Nouveau kernel bugs NVK hits harder than NGL
 - This means Zink hits those bugs. 😿



- Turing+ now uses Zink by default
- Blackwell is Zink-only
- We had to fix a lot of Zink bugs
- Mesa 25.1 wasn't totally smooth
- Hopefully Mesa 25.2 will be smoother
- There are Nouveau kernel bugs NVK hits harder than NGL
- Firefox still has a flicker bug



How is Zink?

Not perfect but it's working okay







New features



Vulkan 1.4

New features

- Vulkan 1.4
- VK_KHR_cooperative_matrix
- VK_EXT_depth_clamp_zero_one
- VK_KHR_fragment_shading_rate
- VK_KHR_global_priority
- VK_KHR_maintenance8
- VK_KHR_maintenance9
- VK_KHR_present_id2
- VK_KHR_present_wait2

- VK_KHR_shader_untyped_pointers
- VK_KHR_unified_image_layouts
- VK_FXT_hdr_metadata
- VK_EXT_zero_initialize_device_memory
- VK_AMD_buffer_marker
- VK_ANDROID_native_buffer
- VK_MESA_image_alignment_control
- descriptorBufferPushDescriptors
- shaderSharedInt64Atomics



VK_KHR_cooperative_matrix

VK_KHR_cooperative_matrix

- Initially started by Mary almost a year ago
- Picked up by Karol and Dave
- After some optimization work, we're within 90% of proprietary driver perf for matrix multiply



Performance improvements



Instruction latencies and scheduling

Instruction latencies and Scheduling

- We have real latency information now!
 - Thanks, NVIDIA!

Instruction latencies and Scheduling

- We have real latency information now!
 - Turing+ have real numbers, not the R/E worst cases
 - Thanks, NVIDIA!
 - Incorporated by Dave



Instruction latencies and Scheduling

- We have real latency information now!
- Mel wrote us a post-RA scheduler
 - Runs after register allocation
 - Tries to reduce stalling and improve parallelism
 - Reduces static cycles by an estimated 14%



Instruction latencies and Scheduling

- We have real latency information now!
- Mel wrote us a post-RA scheduler
- Mel also wrote a pre-RA scheduler
 - Tries to reduce register pressure and increase occupancy
 - Mostly waiting on review





Nvidia Id/st instructions take GPR+UGPR+imm address

- Nvidia Id/st instructions take GPR+UGPR+imm address
- NIR doesn't really do any of this
 - https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/33926
 - Even that's not enough for Nvidia

- Nvidia Id/st instructions take GPR+UGPR+imm address
- NIR doesn't really do any of this
- Karol has been working on improving it
 - Cooperative matrix benchmarks are a memory micro-benchmark
 - Some of it has landed
 - Some is still WIP



- Nvidia Id/st instructions take GPR+UGPR+imm address
- NIR doesn't really do any of this
- Karol has been working on improving it
- We also need to improve bounds checking
 - This is currently destroying us in D3D titles
 - Faith's predication MR improves it
 - Just predication isn't enough
 - VK_NV_raw_access_chains?





Mohamed is working on this

- Mohamed is working on this
- Currently in draft form

- Mohamed is working on this
- Currently in draft form
- It requires Nouveau kernel driver changes

- Mohamed is working on this
- Currently in draft form
- It requires Nouveau kernel driver changes
- It's also tricky to enable in general
 - Compression is closely tied to alignments
 - Not particularly sparse friendly
 - Currently we rely on dedicated allocations

- Mohamed is working on this
- Currently in draft form
- It requires Nouveau kernel driver changes
- It's also tricky to enable in general
- As much as a 50% perf improvement in some games



Other improvements

- ZCULL (depth test acceleration)
 - Mel has been working on this for a bit
 - Also requires kernel changes
 - Currently waiting on review

- ZCULL (depth test acceleration)
- Correct shared memory settings
 - We got shared memory (smem) settings wrong
 - They were good enough for correctness, bad for perf
 - We weren't getting full occupancy
 - Fixing this was 2x speedup for cooperative matrix
 - Also helps compute-heavy games



- ZCULL (depth test acceleration)
- Correct shared memory settings
- Compute MME on Ampere B+
 - Avoids unnecessary subchannel switching
 - A few more FPS in games




- ZCULL (depth test acceleration)
- Correct shared memory settings
- Compute MME on Ampere B+
- Reduce subchannel switching
 - Pre-Blackwell, subchannel switches cause stalls
 - Mel has a draft MR to reduce subchannel switching
 - Waiting on better Blackwell testing



- ZCULL (depth test acceleration)
- Correct shared memory settings
- Compute MME on Ampere B+
- Reduce subchannel switching
- Dedicated transfer queues
 - Works but we ran into kernel synchronization bugs
 - Bugs are fixed but it takes time for the fix to propagate

- ZCULL (depth test acceleration)
- Correct shared memory settings
- Compute MME on Ampere B+
- Reduce subchannel switching
- Dedicated transfer queues
 - Works but we ran into kernel synchronization bugs
 - Bugs are fixed but it takes time for the fix to propagate







- Vulkan video is in the works
 - Started by Daniel Almeida
 - Finally using Rust in driver code 🎉
 - Successfully decodes videos with fluster
 - Doesn't pass CTS yet

- Vulkan video is in the works
- We still need ray tracing
 - Konstantin did some R/E work on acceleration structures
 - Still don't know how shaders work

- Vulkan video is in the works
- We still need ray tracing
- We need more kernel developers
 - It's basically been Ben, Dave, and Danilo
 - None of them are full-time
 - We're excited for Nova but the Nova DRM driver is still slideware
 - We're barely keeping the lights on



- Vulkan video is in the works
- We still need ray tracing
- We need more kernel developers
- Continue squashing Zink bugs
 - Zink is working well enough but there are still bugs

- Vulkan video is in the works
- We still need ray tracing
- We need more kernel developers
- Continue squashing Zink bugs
- More performance!



